

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant

: ASAI Motoo et al.

Application No. : 09/319,258

I.A. Filed

: December 18, 1997

For

: PRINTED WIRING BOARD AND METHOD FOR

MANUFACTURING THE SAME

VERIFICATION OF TRANSLATION

Honorable Commissioner of Patents and Trademarks Washington D. C. 20231

Sirs:

Yoshikazu KASAI, of #906, 7-19, Tsurugamine 2-Chome, Asahi-Ku, Yokohama-Shi, Kanagawa, 241-0022 Japan declares:

- (1) that I know well both the Japanese and English languages;
- (2) that I have translated the Japanese Patent Application No. 8-357801 from Japanese to English:
- (3) that the attached English translation is a true and correct translation of the Japanese Patent Application No. 8-357801 to the best of my knowledge and belief; and
- (4) that all statements made of my own knowledge are true and that all statements made of information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 U.S.C.1001, and that such false statement may jeopardize the validity of the application or any patent issuing thereon.

October 21, 2002

English Translation Japanese Patent Application No. 8-357801

[Identification of the Document] Patent Application [Reference Number] P961228-1N [Date of Submission] December 28, 1996 [Addressee] Director-General of the Patent Office [International Patent Classification] H05K 1/00 [Title of Invention]

MULTILAYER PRINTED CIRCUIT BOARD AND METHOD OF PRODUCING THE SAME

[Number of Claims] 5

[Inventor(s)] [Address]

c/o IBIDEN Co., Ltd. 1-1, Kitakata, Ibigawa-cho, Ibi-gun, Gifu

[Name] ASAI Motoo

[Applicant(s)]

[Identification Number] 000000158

[Name] IBIDEN Co., Ltd.

[Representative] ENDOH Masaru

[List of Attached Items]

[Identification of Item] 1 Copy of Specification [Identification of Item] 1 Copy of Drawings [Identification of Item] 1 Copy of Abstract

[Identification of the Document] Specification [Title of the Invention] MULTILAYER PRINTED CIRCUIT BOARD AND METHOD OF PRODUCING THE SAME

[Scope of Claims for Patent]

[Claim 1]

A multilayer printed circuit board by forming an interlaminar insulating layer on a substrate provided with a conductor circuit.

characterized in that the conductor circuit is comprised of an electroless plated film and an electrolytic plated film, and the conductor circuit is provided with a roughened layer on at least a part of the surface thereof and the surface of the roughened layer is covered with a metal layer having an ionization tendency of more than copper but less than titanium, or a noble

metal layer.

[Claim 2]

A multilayer printed circuit board according to claim 1, wherein the conductor circuit is provided with a roughened layer on at least a part of the side face thereof.

[Claim 3]

A multilayer printed circuit board according to claim 1, wherein the roughened layer is a plated layer of copper-nickelphosphorus alloy.

[Claim 4]

A method of producing a multilayer printed circuit board comprising steps of subjecting a substrate to an electroless plating, forming a plating resist thereon, subjecting the substrate to an electrolytic plating, removing the plating resist, forming a conductor circuit comprised of an electroless plated film and an electrolytic plated film by etching, further forming a roughened layer on at least a part of the surface of the conductor circuit, covering the surface of the roughened layer with a metal layer having an ionization tendency of more than copper but less than titanium, or a noble metal layer, and thereafter forming an interlaminar insulating layer.

[Claim 5]

A method of producing a multilayer printed circuit board according to claim 4, wherein the roughened layer is formed by

plating of copper-nickel-phosphorus alloy. [Detailed Explanation of the Invention] [0001]

[Technical Field where the Invention belongs to]

This invention relates to a multilayer printed circuit board and a method of producing the same, and more particularly to a multilayer printed circuit board which can control the occurrence of cracks in the heat cycle without the degradation of peel strength, and prevent the dissolution of a conductor circuit caused by roughening of an interlaminar insulating layer, and a method of producing the same.
[0002]

[0002] [Prior Art]

Recently, the so-called build-up multilayer wiring boards are in demand for high densification of multilayer wiring boards. This build-up multilayer wiring board is produced, for example, by a method as described in JP-B-4-55555. That is, an insulating agent composed of a photosensitive adhesive for electroless plating is applied onto a core substrate, dried, exposed to a light and developed to form an interlaminar insulating layer having openings for viaholes, and then the surface of the interlaminar insulating layer is roughened by treating with an oxidizing agent or the like, and a plating resist is formed on the roughened surface, and thereafter a non-forming portion of the plating resist is subjected to an electroless plating to form viaholes and conductor circuits, and then such steps are repeated plural times to obtain a build-up multilayer wiring board. [0003]

[Problem to be solved by the Invention]

However, in the thus obtained multilayer printed circuit board, the conductor circuit is formed on the non-forming portion of the plating resist and the plating resist remains in the inner layer as it is.

If IC chips are mounted on such a wiring board, the board warps by difference of a thermal expansion coefficient between the IC chip and the insulating resin layer in the heat cycle to concentrate stress into a boundary portion between the plating resist and the conductor circuit due to poor adhesion therebetween and hence cracks are generated in the interlaminar insulating layer contacting with the boundary portion.

Moreover, there is found a problem when an interlaminar insulating layer is roughened that the surface of the conductor circuit is dissolved by local electrode reaction.

The invention is to solve the problems unsolved by the conventional technique. An object of the invention is to prevent generation of cracks of the interlaminar insulating layer in the heat

cycle without degrading other properties, particularly peel strength and to prevent the surface of the conductor circuit from dissolution by local electrode reaction. [00041

[Means for solving the Problem]

The point and the construction of the invention are as follows.

① A multilayer printed circuit board by forming an interlaminar insulating layer on a substrate provided with a conductor circuit, characterized in that the conductor circuit is comprised of an electroless plated film and an electrolytic plated film, and the conductor circuit is provided with a roughened layer on at least a part of the surface thereof and the surface of the roughened layer is covered with a metal layer having an ionization tendency of more than copper but less than titanium, or a noble metal layer. [0005]

- In the circuit board described in item ①, the conductor circuit is provided with a roughened layer on at least a part of the side face thereof.
- The roughened layer described in item ① is a plated layer of copper-nickel-phosphorus alloy. [0006]
- A method of producing a multilayer printed circuit board comprising steps of subjecting a substrate to an electroless plating, forming a plating resist thereon, subjecting the substrate to an electrolytic plating, removing the plating resist, forming a conductor circuit comprised of an electroless plated film and an electrolytic plated film by etching, further forming a roughened layer on at least a part of the surface of the conductor circuit, covering the surface of the roughened layer with a metal layer having an ionization tendency of more than copper but less than titanium, or a noble metal layer, and thereafter forming an interlaminar insulating layer.
- The roughened layer described in item (4) is formed by the plating of copper-nickel-phosphorus alloy. [0007]

The printed circuit board according to the invention is a multilayer printed circuit board formed by laminating an interlaminar insulating layer on a conductor circuit of a substrate, characterized in that the conductor circuit is comprised of

an electroless plated film and an electrolytic plated film, and a roughened layer is formed on at least a part of the surface of the conductor circuit.

[8000]

The conductor circuit is comprised of an electrolytic plated film and an electroless plated film, and the electroless plated film is located at an inner layer side and the electrolytic plated film is located at an outer layer side (see enlarged views of Fig. 18 and Fig. 19). The electrolytic plated film is softer and more malleable than the electroless plated film, so that the conductor circuit is able to follow size change of the interlaminar insulating resin layer if warping of the board is generated in the heat cycle, and since the roughened layer is formed on the conductor circuit, the conductor circuit is strongly adhered to the interlaminar insulating resin layer and is more easy to follow size change of the interlaminar insulating resin layer.

Therefore, even when the printed circuit board is mounted with an IC chip and subjected to a heat cycle test under -55 $^{\circ}$ C ~125 $^{\circ}$ C, the occurrence of cracks in the interlaminar insulating resin layer starting from the conductor circuit can be controlled, and no peeling is observed.

The inner layer side of the conductor is constructed with the electroless plated film harder than the electrolytic plated film, and hence the peel strength is never lowered. [0010]

Because the higher the hardness of the portion contacting with an interlaminar insulating layer and located in the inner layer side of the conductor circuit (in the case of adopting an adhesive for electroless plating as mentioned later as an interlaminar insulating layer, the portion contacting with a roughened surface), the higher the peel strength.

Moreover, according to a producing method of the invention, such a multilayer printed circuit board can easily be produced.
[0011]

Furthermore, JP-A-6-283860 discloses a technique of removing the plating resist in the inner layer and providing a roughened layer of copper-nickel-phosphorus on the surface of the conductor circuit composed of an electroless plated film to prevent interlaminar peeling, but never notices about cracks caused when the heat cycle test is actually carried out after the mounting of IC chips, and merely discloses a conductor circuit composed of only an electroless plated film, and when a supplementary test is carried out at -55 $^{\circ}$ C-125 $^{\circ}$ C (see Comparative Example), the cracking is not observed in about 1000 cycles, but when the cycle number exceeds 1000 cycles, cracking is observed. Therefore, this is entirely different from the present invention.

The roughened layer of the invention is desirably a

roughened surface of copper formed by an etching treatment, a polishing treatment, an oxidation treatment or a redox treatment, or a roughened surface of a plated film formed by subjecting to a plating treatment.

Particularly, it is desirable that the roughened layer is an alloy layer composed of copper-nickel-phosphorus.
[0013]

Because the alloy layer is a needle-shaped crystal layer and is excellent in the adhesion property to the solder resist layer. Further, even if a solder body is formed on the alloy layer, conductivity is not largely changed, and the solder body is formed on the metal pad.

The composition of the alloy layer is desirably 90~96 wt% of copper, 1~5 wt% of nickel and 0.5~2 wt% of phosphorus. Because, the needle-shaped structure is obtained in such a composition ratio.
[0014]

Moreover, there is shown a triangular diagram of three components showing a composition of copper-nickel-phosphorus capable of forming the needle-shaped crystal (Fig. 18). The range surrounded by (Cu, Ni, P)=(100, 0, 0), (90, 10, 0), (90, 0, 10) is [0015]

It is desirable for the oxidation treatment to use a solution of an oxidizing agent comprising sodium chlorite, sodium hydroxide and sodium phosphate.

Further, the redox treatment is carried out by immersing the layer in a solution of sodium hydroxide and sodium borohydride after the above oxidation treatment.
[0016]

The roughened layer preferably has a thickness of $1\sim5~\mu m$. If the thickness is too thick, the roughened layer itself is apt to be damaged and peeled, while if it is too thin, the adhesion property [0017]

As the metal having an ionization tendency not lower than that of copper but not higher than that of titanium, there is at least one metal selected from the group essentially consisting of titanium, aluminum, zinc, iron, indium, thallium, cobalt, nickel, tin, lead and bismuth.

As the noble metal, there is at least one metal selected from the group essentially consisting of gold, silver, platinum and palladium.

These metal layers cover the roughened layer, and even if the interlaminar insulating layer is roughened, the local electrode reaction is prevented and the dissolution of the conductive circuit is

prevented.

These metals preferably has a thickness of 0.1~2 µm. Among these metals, tin is preferable. Tin can form a thin layer through an electroless substitution plating and can advantageously follow the roughened layer.

A thickness of the electroless plated film is preferably $1{\sim}5~\mu m$. If the thickness is too thick, the ability to follow the interlaminar insulating resin layer lowers, while if it is too thin, the degradation of peel strength is caused and the electric resistance becomes large in the case of being subjected to an electrolytic plating to cause the scattering in the thickness of the plated film. [0018]

Furthermore, the electrolytic plated film preferably has a thickness of $10\sim20~\mu m$. If the thickness is too thick, the degradation of peel strength is caused, while if it is too thin, the ability to follow the interlaminar insulating resin layer lowers. [0019]

In the invention, it is desirable that the roughened layer is formed on at least a side face of the conductor circuit. Because cracks generated in the interlaminar insulating resin layer due to the heat cycle result from the bad adhesion between the side face of the conductor circuit and the insulating resin layer. [[0020]

In the invention, it is desirable that an adhesive for electroless plating is used as the interlaminar insulating resin layer constituting the wiring substrate. The adhesive for electroless plating is optimum to be obtained by dispersing cured heatresistant resin particles soluble in acid or oxidizing agent into an uncured heat-resistant resin hardly soluble in acid or oxidizing agent through curing.

The heat-resistant resin particles can be dissolved and removed by treating with an acid or an oxidizing agent to form a roughened surface of octopus-trap shaped anchors on its surface. [0021]

In the adhesive for electroless plating, the cured heat-resistant resin particles are desirable to be selected from 1 heat-resistant resin powder having an average particle size of not more than 10 μ m, 2 aggregated particles formed by aggregating heat-resistant resin powder having an average particle size of not more than 2 μ m, 3a mixture of heat-resistant resin powder having an average particle size of not more than 10 μ m and heat-resistant resin powder having an average particle size of not more than 2 μ m, and 4 false particles formed by adhering at least one of heat-resistant resin powder or inorganic powder having an average particle size of not more than 2 μ m onto the surface of heat-

resistant resin powder having an average particle size of $2{\sim}10~\mu m.$ Because they can form more complicated anchor. [0022]

Next, a method of producing the printed circuit board according to the invention will be explained.

At first, a wiring substrate is prepared by forming an inner

layer copper pattern on the surface of a core substrate.

The copper pattern of the wiring substrate is formed by a method of etching a copper-clad laminate, or a method of forming an adhesive layer for electroless plating on a substrate such as glass epoxy substrate, polyimide substrate, ceramic substrate, metal substrate or the like and roughening the surface of the adhesive layer and subjecting the roughened surface to an electroless plating.

[0023]

If necessary, a roughened layer of copper-nickelphosphorus is further formed on the surface of the wiring substrate.

The roughened layer is formed by an electroless plating. The composition of the plating aqueous solution is desirable to have a copper ion concentration of 2.2×10^{-2} mol/l, a nickel ion concentration of 2.2×10^{-3} mol/l and a hypophosphorus acid ion concentration of $0.20 \sim 0.25$ mol/l, respectively.

The film deposited within the above range is needle in the crystal structure and is excellent in the anchor effect. The electroless plating aqueous bath may be added with a complexing agent and additives in addition to the above compounds.

[0024]

As the method of forming the roughened layer, there are the aforementioned oxidation-reduction treatment, a method of etching the copper surface along a grain boundary to form a roughened layer and the like.

Moreover, through-holes are formed in the core substrate, and the front and back wiring layers may electrically be connected to each other through the through-holes.

And also, a resin may be filled in the through-holes and between the conductor circuits of the core substrate to ensure the smoothness thereof (Fig. 1~Fig. 4).
[0025]

- (2) Then, an interlaminar insulating resin layer is formed on the wiring substrate prepared in step (1). In the invention, it is particularly desirable to use an adhesive for electroless plating as the interlaminar insulating resin material (Fig. 5).
 [0026]
- (3) After the formed adhesive layer for electroless plating is dried, an opening portion for the formation of viahole is formed, if necessary. The opening portion for the formation of viahole is

formed in the adhesive layer by light exposure, development and thermosetting in case of the photosensitive resin, or by thermosetting and laser working in case of the thermosetting resin (Fig. 6). [0027]

(4) Then, epoxy resin particles existing on the surface of the cured adhesive layer are dissolved and removed with an acid or an oxidizing agent to roughen the surface of the adhesive layer (Fig. 7).

Here, as the acid, there are phosphoric acid, hydrochloric acid, sulfuric acid, and organic acid such as formic acid, acetic acid or the like, and particularly, the use of the organic acid is Because, when it hardly corrodes the metal conductor desirable. layer exposed from the viahole by the roughening treatment.

On the other hand, as the oxidizing agent, it is desirable to use chromic acid and permanganate (potassium permanganate or the like). [0028]

(5) Then, a catalyst nucleus is applied to the wiring substrate provided with the roughened surface of the adhesive layer.

In the application of the catalyst nucleus, it is desirable to use a noble metal ion, noble metal colloid or the like, and in general, palladium chloride or palladium colloid is used. it is desirable to conduct a heating treatment for fixing the catalyst As the catalyst nucleus, palladium is favorable. nucleus. [0029]

Then, the surface of the adhesive layer for electroless (6) plating is subjected to an electroless plating to form an electroless plated film on the whole of the roughened surface (Fig. 8). thickness of the electroless plated film is 1~5 µm, more preferably 2~3 µm.

Then, a plating resist is formed on the electroless plated film (Fig. 9).

As the plating resist composition, it is particularly desirable to use a composition comprised of an acrylate of cresol novolac or phenol novolac epoxy resin and an imidazole curing agent, but use may be made of commercially available products. [0030]

Then, a portion not forming the plating resist is subjected (7) to an electrolytic plating to form conductor circuits and viaholes (Fig. 10).

Here, as the electroless plating, it is desirable to use a copper plating. [0031]

(8) After the plating resist is removed, the electroless plated film is removed by dissolving in an etching solution such as a

mixture of sulfuric acid and hydrogen peroxide, sodium persulfate, ammonium persulfate or the like to obtain an independent conductor circuit (Fig. 11).
[0032]

(9) Then, a roughened layer is formed on the surface of the conductor circuit (Fig. 12). As the method of forming the roughened layer, there are etching treatment, polishing treatment, redox treatment and plating treatment. The redox treatment is conducted by using an oxidation bath (blackening bath) of NaOH (10 g/l), NaClO₂ (40 g/l) and Na₃PO₄ (6 g/l) and a reduction bath of NaOH (10 g/l) and NaBH₄ (5 g/l).

Furthermore, the roughened layer made from coppernickel-phosphorus alloy layer is formed by deposition through electroless plating. [0033]

As the electroless plating solution, it is desirable to use a plating bath of aqueous solution composition comprising copper sulfate: $1\sim40$ g/l, nickel sulfate: $0.1\sim6.0$ g/l, citric acid: $10\sim20$ g/l, hypophosphite: $10\sim100$ g/l, boric acid: $10\sim40$ g/l and surfactant: $0.01\sim10$ g/l. The surface of the roughened layer is further covered with a metal layer or a noble metal layer having an ionization tendency of more than copper but less than titanium.

In case of tin, a solution of tin borofluoride-thiourea or tin chloride-thiourea is used. An Sn layer having a thickness of about 0.1~2 µm is formed through a Cu-Sn substitution reaction. In case of the noble metal, there may be adopted sputtering method, vaporization method and the like. [0034]

- (10) As an interlaminar insulating resin layer, an adhesive layer for electroless plating is formed on the substrate (Fig. 13).
- (11) Further, an upper layer conductor circuit is formed by repeating steps (3)~(8) (Figs. 14~17). [0035]
- (12) Then, a coating film of a solder resist composition is dried, a photomask film depicted with an opening portion is placed on the dried film, which is subjected to light exposure and developing treatments to form an opening portion exposing a portion of the conductor layer serving as a pad portion. Here, the opening size of the opening portion may be made larger than the diameter of the pad, and the pad may completely be exposed.
- (11) Then, a metal layer of "nickel-gold" is formed on the pad portion exposed from the opening portion.
 [0037]
- (12) Then, a solder body is fed onto the pad portion exposed from the opening portion.

As a method of feeding the solder body, use may be made of a solder transferring method and a solder printing method. Here, the solder transferring method is a method wherein a solder foil is attached to a prepreg and etched so as to leave only a portion corresponding to the opening portion to render into a solder carrier film having a solder pattern, and the solder carrier film is laminated so as to contact the solder pattern with the pad after a flux is applied to the opening portion in the solder resist of the substrate and heated to transfer the solder onto the pad. On the other hand, the solder printing method is a method wherein a metal mask having through-holes corresponding to the pads is placed onto the substrate and a solder paste is printed and heated.

[Example] (Example 1)

(1) As a starting material, a copper-clad laminate obtained by laminating a copper foil of 18 µm on each surface of a substrate 1 made from a glass epoxy resin or BT (bismaleimide triazine) resin having a thickness of 0.6 mm. The copper foil of the copper-clad laminate is etched in a pattern according to the usual manner, which is pierced and subjected to an electroless plating to form inner layer conductor circuits and through-holes on both sides of the substrate.

Further, bisphenol F epoxy resin is filled between the conductor circuits and in the through-holes. [0039]

- (2) The substrate formed the inner layer copper pattern in step (2) is washed with water, dried, acidicly degreased and softetched, then, the substrate is treated with a catalyst solution comprising palladium chloride and organic acid to give a Pd catalyst, which is activated and subjected to a plating in an electroless plating bath comprising 8 g/l of copper sulfate, 0.6 g/l of nickel sulfate, 15 g/l of citric acid, 29 g/l of sodium hypophosphite, 31 g/l of boric acid and 0.1 g/l of surfactant and having pH=9 to form a roughened layer 5 (uneven layer) of Cu-Ni-P alloy having a thickness of 2.5 µm on the whole surface of the copper conductor circuit.
- (3) A photosensitive adhesive solution (interlaminar resin insulating agent) is prepared by mixing 70 parts by weight of 25% acrylated product of cresol novolac epoxy resin (made by Nippon Kayaku Co., Ltd., molecular weight:2500) dissolved in DMDG (diethylene glycol dimethyl ether), 30 parts by weight of polyether sulphone (PES), 4 parts by weight of an imidazole curing agent (made by Shikoku Kasei Co., Ltd., trade name: 2E4MZ-CN), 10 parts by weight of caprolacton-modified tris(acroxyethyl)

isocyanurate (made by Toa Gosei Co., Ltd., trade name: Aronix M325) as a photosensitive monomer, 5 parts by weight of benzophenone (made by Kanto Kagaku Co., Ltd.) as a photoinitiator, 0.5 part by weight of Micheler's ketone (made by Kanto Kagaku Co., Ltd.) as a photosensitizer, and further 35 parts by weight at 5.5 μm on average and 5 parts by weight at 0.5 μm on average of epoxy resin particles, adding NMP (normal methyl pyrolidone), adjusting a viscosity to 12 Pa \cdot s in a homodisper agitating machine and kneading them through three rolls. [0041]

- (4) The photosensitive adhesive solution obtained in step (3) is applied onto both faces of the substrate treated in step (2) by means of a roll coater and left to stand at a horizontal state for 20 minutes and dried at 60° C for 30 minutes to form an adhesive layer 6 having a thickness of 60° µm.
- (5) A photomask film depicted with viaholes is adhered onto each surface of the substrate provided with the adhesive layer 6 in step (4) and exposed by irradiation of ultraviolet rays.

 [0042]
- (6) The exposed substrate is developed by spraying DMTG (triethylene glycol dimethylether) solution to form openings for viaholes of 100 $\mu m \, \phi$ in the adhesive layer. Further, the substrate is exposed to a super-high pressure mercury lamp at 3000 mJ/cm² and then heated at 100% for 1 hour and at 150% for 5 hours to form an adhesive layer of 50 μm in thickness having the openings (opening for the formation of viahole) with an excellent size accuracy corresponding to the photomask film. Moreover, the roughened layer is partially exposed in the opening for the viahole. [0043]
- (7) The substrate provided with the openings for the viaholes in steps (5), (6) is immersed in chromic acid for 2 minutes to dissolve and remove epoxy resin particles from the surface of the adhesive layer, whereby the surface of the adhesive layer is roughened, and thereafter, it is immersed in a neutral solution (made by Shipley) and washed with water.
- (8) A palladium catalyst (made by Atotec Co., Ltd.) is applied to the substrate subjected to a roughening treatment (roughening depth: $5 \mu m$) in step (7) to give a catalyst nucleus to the surface of the adhesive layer and the opening for the viahole.
- (9) The substrate is immersed in an electroless copper plating bath to form an electroless copper plated film 3 having a thickness of 3 μm over the full roughened surface.

Electroless plating aqueous solution

EDTA 150 g/l Copper sulfate 20 g/l

HCHO 30 ml/l NaOH 40 g/l α , α '-bipyridyl 80 mg/l PEG 0.1 g/l Electroless plating condition liquid temperature of 70°C for 30 minutes [0045] A commercially available photosensitive dry film is (10)attached to the electroless copper plated film and a mask is placed on the dry film, which is exposed to a light at 100 mJ/cm² and developed with a solution of 0.8% sodium carbonate to form a plating resist 7 having a thickness of 15 µm. [0046] (11)Then, an electrolytic copper plated film 4 having a thickness of 15 µm is formed by applying an electrolytic copper plating under the following conditions.

Electrolytic plating aqueous solution

copper sulfate

180 g/I

copper sulfate

80 g/l

additive (made by Adotech Japan Co., Ltd.

trade name: Capalacido GL)

1 mI/I

Electrolytic plating condition

current density

1 A/dm²

time

30 minutes

temperature

room temperature

[0047]

- (12) After the plating resist 7 is peeled and removed with 5% KOH, conductor circuits (including viaholes) of 18 µm in thickness comprised of the electroless copper plated film and the electrolytic copper plated film 4 is formed by etching with a mixed solution of sulfuric acid and hydrogen peroxide, dissolving and removing the electroless plated film 3. [0048]
- (13) The substrate provided with the conductor circuits is immersed in an electroless plating aqueous solution comprising 8 g/l of copper sulfate, 0.6 g/l of nickel sulfate, 15 g/l of citric acid, 29 g/l of sodium hypophosphite, 31 g/l of boric acid and 0.1 g/l of surfactant and having pH=9 to form a roughened layer 5 of coppernickel-phosphorus having a thickness of 3 μ m on the surface of the conductor circuit.

When the roughened layer 5 is analyzed by EPMA (electro- probe micro analyzer), it shows a composition ratio of Cu: 98 mol%, Ni: 5 mol% and P: 0.5 mol%.

Then, a Cu-Sn substitution reaction is carried out under the condition of 0.1 mol/l of tin borofluoride and 1.0 mol/l of

thiourea at a temperature of 50° C and pH=1.2 to form a Sn layer having a thickness of 0.3 µm on the surface of the roughened layer (the SN layer is not shown). [0049]

- (14) An upper layer conductor circuit is further formed by repeating steps $(4)\sim(12)$. [0050]
- (15)On the other hand, a solder resist composition is prepared by mixing 46.67 g of photosensitized oligomer (molecular weight: 4000) in which 50% of epoxy group in 60% by weight of cresol novolac epoxy resin (made by Nippon Kayaku Co., Ltd.) dissolved in DMDG is acrylated. 15.0 g of 80% by weight of bisphenol A- epoxy resin (made by Yuka Shell Co., Ltd., trade name: Epikote 1001) dissolved in methyl ethyl ketone, 1.6 g of an imidazole curing agent (made by Shikoku Kasei Co., Ltd., trade name: 2E4MZ-CN), 3 g of a polyvalent acrylic monomer (made by Nippon Kayaku Co., Ltd., trade name: R604) as a photosensitive monomer, 1.5 g of a polyvalent acrylic monomer (made by Kyoeisha Kagaku Co., Ltd., trade name: DPE6A), 0.71 g of a dispersion defoaming agent (made by Sannopuko Co., Ltd., trade name: S-65), 2 g of benzophenone (made by Kanto Kagaku Co., Ltd.) as a photoinitiator and 0.2 g of Micheler's ketone (made by Kanto Kagaku Co., Ltd.) as a photosensitizer and adjusting a viscosity to 2.0 Pa⋅s at 25°C.

Moreover, the measurement of the viscosity is carried out by means of a B- viscometer (made by Tokyo Keiki Co., Ltd., DVL-B model) with a rotor No. 4 in case of 60 rpm or a rotor No. 3 in case of 6 rpm. [0051]

- (16) The solder resist composition is applied onto the substrate at a thickness of 20 μm .
- (17) Then, the substrate is dried at 70% for 20 minutes and at 70% for 30 minutes and then exposed to ultraviolet rays at 1000 mJ/cm² and developed with DMTG.

Further, it is heated at 80% for 1 hour, at 100% for 1 hour, at 120% for 1 hour and at 150% for 3 hours to form a solder resist layer (thickness: 20 µm) opened in the pad portion (opening size: 200 µm). [0052]

(18) Then, the substrate provided with the solder resist layer is immersed in an electroless nickel plating solution of pH=5 comprising 30 g/l of nickel chloride, 10 g/l of sodium hypophosphite and 10 g/l of sodium citrate for 20 minutes to form a nickel plated layer 13 having a thickness of 5 μ m in the opening portion. Further, the substrate is immersed in an electroless gold plating

solution comprising 2 g/l of potassium gold cyanide, 75 g/l of ammonium chloride, 50 g/l of sodium citrate and 10 g/l of sodium hypophosphite at 93 $^{\circ}$ C for 23 seconds to form a gold plated layer having a thickness of 0.03 µm on the nickel plated layer 13. [0053]

(19) A solder paste is printed on the opening portion of the solder resist layer and reflowed at 200° to form solder bumps, whereby there is produced a printed circuit board having solder bumps.

[0054]

(Example 2)

In the same manner as in Example 1 in principle, but the roughening is carried out by etching. The trade name "Durabond" made by Meck Co., Ltd. is used as an etching solution. Further, an Au layer having a thickness of 0.5 µm is formed on the surface of the roughened layer by sputtering. [0055]

(Comparative Example)

A dry film photoresist is laminated on the substrate treated in steps (1), (2), (3), (4), (5), (6), (7) and (8) of Example 1, and exposed and developed to form a plating resist. Then, after step (9) of Example 1 is carried out, the plating resist is peeled in the same manner as in step (12), the whole surface of the conductor circuit is roughened by step (13), further, the formation of an interlaminar insulating resin layer, roughening treatment, the formation of plating resist and electroless copper plating are carried out, and after the plating resist is peeled, a printed circuit board having solder bumps is produced by carrying steps (15), (16), (17), (18) and (19) of Example 1.

After IC chip is mounted onto each of the printed circuit boards of Examples and Comparative Example, heat cycle tests of 1000 cycles and 2000 cycles under conditions of -55 $^{\circ}$ C for 15 minutes, room temperature for 10 minutes and 125 $^{\circ}$ C for 15 minutes are carried out.

The occurrence of cracks in Examples and Comparative Example are confirmed by means of a scanning electron microscope. Further, the peel strength is measured. The peel strength is according to JIS-C-6481.
[0057]

[Table 1]

	1000 cycles	2000 cycles	Peel strength
Example 1	None	None	0.6kg/cm
Example 2	None	None	0.6kg/cm
Comparative Example	None	Yes	0.6kg/cm

[0058]

[Effect of the Invention]

As explained above, according to a printed circuit board of the invention, it is possible to prevent the occurrence of cracks of the interlaminar insulating layer in the heat cycle and to improve connection reliability.

[Brief Description of the Drawings]

[Fig. 1]~[Fig. 17]

Flowcharts of a multilayer printed circuit board according to the invention.

[Fig. 18]

A structure enlarged view of a multilayer printed circuit board according to the invention.

[Fig. 19]

A structure enlarged view of a multilayer printed circuit board according to the invention. [Fig. 20]

A triangular diagram showing the composition of a copper-nickel-phosphorus roughened layer.
[Explanation of the Signs]

1 substrate

- 2 first conductor circuit
- 3 electroless copper plated film
- 4 electrolytic copper plated film
- 5 roughened layer
- 6 interlaminar insulating resin layer
 (adhesive layer for electroless plating)
- 7 plating resist

[Name of the Document] Abstract [Subject]

To prevent cracks due to heat cycle.

[Solution]

A conductor circuit is comprised of an electroless plated film and an electrolytic plated film, a roughened layer is formed on at least a part of the surface of the conductor circuit, and further the roughened layer is covered with a metal such as Sn. [Selected Drawing] Fig. 18